An efficient Fast Fourier Transform (FFT) algorithm is used in the Orthogonal Frequency Division Multiplexing (OFDM) applications in order to compute the discrete Fourier transform. Also, a Single Path Delay Feedback (SDF) which is pipeline FFT architecture is used for faster performance to achieve high throughput. In conventional method, the FFT design has high delay and power due to time taken by the multiplication part. To decrease the delay, Kogge Stone Parallel Prefix Adder (KSPPA) is used with booth multiplier. As SDF is a simpler approach to realize FFT in different length, 64-point Radix-4 SDF-FFT algorithm using KSPPA in the booth multiplier is discussed in this study. The system is implemented in Xilinx 12.4 ISE and simulated using MODELSIM 6.3c. Results show that the system reduces the delay and power.
I. INTRODUCTION
The fast execution of OFDM is required in many real time applications such as radar and biomedical instrumentation in military domain. Memory based architecture with pipelined structure is described in [1] . A Radix-2 for 8 point structure is designed using SDF. The design of FFT using multiple radix algorithm is described in [2] . Discrete In Time (DIT) domain FFT structure is used. Expandable A generalized mixed radix algorithm is described in [3] . It supports the structure of high radix by reversing the decomposition order without memory conflict. A generalized reconfigurable high radix FFT is described in [4] within a single clock domain. It carries continuous data flow. The pipeline SDF FFT architecture for Radix 22 is described in [5] . To process the radar data pipeline FFT is used with serial storage and multiple arithmetic units is described in [6] . This is used to offer spectral analysis for tracking the pulse Doppler radar. Pipeline mixed pipeline radix-2 SDF and radix-8 MDC architecture is described in [7] . Also, to improve the energy and area efficiency a dual optimized multipath multiplication approach is intended.
FFT using Vedic multiplication is described in [8] . Urdhva Tiryakbhyam is used in the Vedic computation. A mixed radix-4 and 8 FFT using SDF-Single Delay Commutator (SDC) is described in [9] . A modified borrow select adder is used in to minimize the area. A design of FFT architecture for 4-point radix-2 is described in [10] . It is based on KSPPA to reduce the delay of FFT computation. An overview of the FFT processor is described in [11] . A comparison of different FFT structure is also made.
A Radix-4 FFT using SDF-MDC is described in [12] . A modified bit parallel multiplier is used In the place of twiddle factor multiplication. It offers good performance in terms of high speed. A Radix-2 FFT using serial rapid single flux quantum multipliers-adders is described in [13] . It uses the architecture of parallel flow which consists of carry save serial adders and single bit wide serial multipliers.
A design of FFT using fast adders is described in [14] . Fast adders are used in the digital image processing to reduce the loss in the image quality and also improve the processing time. A carry free addition block is used in the fast adder module. A pipeline architecture using adder compressors with new XOR gate structure for Radix-2 DIT-FFT is described in [15] . It reduces the number of critical path structures as well as real multipliers.
In this study, 64-point radix-4 FFT architecture using KSPPA in booth multiplier is presented. The organization of this paper is as follows. The methods and materials of the design of FFT using KSPPA in booth multiplier are discussed in section 2. Section 3 explains the results of the system and section 4 describes conclusion of the work. Figure 1 shows the 64-point radix-4 FFT using SDF structure. Radix-4 SDF utilizes the register more efficiently by storing one output of each butterfly in the feedback shift registers. It has the same number of multipliers and butterfly units as in radix-2 MDC but reduces the memory registers requirement by (N-1). Thus, the Radix-4 SDF-FFT structure occupies less area. The Radix-4 butterfly structure is made up of four outputs and four inputs and its length is 4O where O is the number of stages. Fig. 1 64- The frequent operation of signal processing algorithms is the multiplication of two complex numbers. Let us consider the two complex numbers
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and their multiplication is defined by
The multiplication of two complex numbers produces the partial products and with the help of the subtractor and adder, the sum and difference between the partial products are calculated. The flow chart of the booth multiplier with KSPPA is shown in Fig. 2 .
Fig. 2 Flow chart of Booth multiplier with KSPPA
The function of the booth multiplier with KSPPA is as follows. At first, the multiplier bits are encoded by the booth encoder. A partial product is formed by multiplying M and N where M and N are the 8-bit inputs. By using KSPPA the partial products are added which provides less delay and area. Figure 3 shows the 16-bit structure of the KSPPA. This adder is the form of carry look ahead adder. It provides the fewer fan out which supports the carry chain realizations. Each vertical stages produces the generate bit and propagate bit. In the pre processing stage, for propagate the Mi ^ Ni and Mi & Ni for generate is used. 
III. RESULTS AND DISCUSSION
The 64-point Radix-4 SDF-FFT using booth multiplier with KSPPA is implemented using Xilinx 12.4 tool (Family Spartan 3, device XC3S50, package PQ208 and speed -5) and simulated using the MODELSIM 6.3c. The codes for the design are written using Verilog hardware description language. Figure 4 shows the simulation waveform for the KSPPA. 0 Cout 0 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 S15
Fig. 4 Simulation waveform of the KSPPA
In Fig. 4, a and b are the inputs and s is the sum of a and b. The output of KSPPA is validated by the assigning any values to a and b. The waveform shows the output (s = 5) for the inputs (a = 2 and b = 3). Figure 5 shows the simulation waveform for the Modified booth multiplier.
Fig. 5 Simulation Waveform of Booth multiplier with KSPPA
The multiplier and multiplicand are the two 8 bit inputs and the output is 16 bit. Figure 6 shows the simulation waveform of the 64-point radix-4 FFT using booth multiplier with KSPPA. The clock and reset are the default inputs and data_real_in and data_imaginary_in are the two 8 bit inputs, similarly data_real_out and data_imaginary_out are the outputs for the 64-point Radix-4 SDF-FFT. Figure 7 shows the performance analysis of the system in terms of area and delay in comparison with conventional FFT [16] .
Fig. 6 Simulation waveform of the 64-point Radix-4 SDF-FFT architecture using booth multiplier with KSPPA

Fig. 7 Performance analysis of the system in terms of delay and Power (mw)
From the Figure 7 , it is inferred that the delay and power of conventional method are high (24.69 ns and 0.216 mw) when compared to the system using booth multiplier with KSPPA. 
IV. CONCLUSION
In this study, 64-point radix-4 SDF-FFT using booth multiplier with KSPPA is presented and implemented using Xilinx ISE 12.4 tool. In the booth multiplier design, KSPPA is used to reduce the delay. When compared to the conventional method, the system offers 18.22% reduction in delay and 43.98 %reduction in power. Results show that the overall multiplication time is reduced which in turn increases the speed of computation of FFT. In future, 64point radix-4 SDF-FFT using booth multiplier with KSPPA can be realized in the OFDM transmitter and receiver design and their performances will be analyzed.
